

WHAT IS CLAIMED IS:

1. A method of protection switching of redundant central arbiters in a router system, comprising:

selecting an active central arbiter;

selecting a standby central arbiter different from said active central arbiter;

communicating the active status of said active central arbiter;

communicating the standby status of said standby central arbiter;

receiving at said active central arbiter requests to pass chunks of data through an optical switching fabric;

at said active central arbiter in response to said requests concurrently issuing grants to pass said chunks and issuing optical switch configuration information corresponding to said grants, such that each said chunk passes during a single chunk period;

at said standby central arbiter periodically receiving keep-alive requests;

at said standby central arbiter concurrently issuing keep-alive grants and standby configuration information in response to said keep-alive requests; and

interchanging said active and standby status of said respective active and standby central arbiters, such that said standby central arbiter becomes a new active central arbiter and said active central arbiter becomes a new standby central arbiter.

2. The method of claim 1 wherein said selecting and said interchanging are performed by setting and/or clearing an active/standby control bit in said respective active and standby central arbiters.

3. The method of claim 1 wherein said selecting and said interchanging are performed by writing a CSR to said respective active and standby central arbiters.
4. The method of claim 1 wherein decisions of said selecting and said interchanging are initiated by a control processor selected from the group consisting of a master control processor (MCP) and shelf control processors.
5. The method of claim 4 wherein:
- said communicating of said active status occurs simultaneously from said active central arbiter to an optical switch ASIC and to a plurality of ingress ASICs; and
- said communicating of said standby status occurs simultaneously from said standby central arbiter to an optical switch ASIC and to a plurality of ingress ASICs.
6. The method of claim 5 wherein said issuing grants and said issuing corresponding switch configuration information both occur within the same chunk period.
7. The method of claim 6 wherein said issuing keep-alive grants and said issuing standby configuration information both occur within the same chunk period.
8. The method of claim 7 wherein said requests received by said active central arbiter are issued from a plurality of ingress ASICs through first multiple links.
9. The method of claim 8 wherein said grants issued by said active central arbiter are received by said plurality of ingress ASICs through said first multiple links.

10. The method of claim 9 wherein, if a grant is not received by said ingress ASIC within a predetermined timeout period after the corresponding request was issued, then said ingress ASIC resets an internal outstanding request queue as well as request queues in said active central arbiter, until the respective queues of both said ingress ASIC and said active central arbiter are emptied of all outstanding requests, such that said ingress ASIC and said active central arbiter are synchronized in an empty state.

11. The method of claim 10 wherein, after said queues are emptied of all outstanding requests, said ingress ASIC then reissues all previously outstanding requests to said active central arbiter and proceeds with normal operation.

12. The method of claim 11 wherein no traffic in said router system is dropped.

13. The method of claim 12 wherein traffic in said router system is delayed no longer than six chunk periods.

14. The method of claim 9 wherein said optical switch configuration information is issued by said active central arbiter to said optical switching fabric through second multiple links differing from said first multiple links.

15. The method of claim 14 wherein said optical switch configuration information is issued by an active central arbiter ASIC in said active central arbiter to an optical switch ASIC in said optical switching fabric.

16. The method of claim 15 wherein said keep-alive requests received by said standby central arbiter are issued from a plurality of ingress ASICs through third multiple links differing from said first and second multiple links.

17. The method of claim 16 wherein said keep-alive grants issued by said standby central arbiter are received by said plurality of ingress ASICs through said third multiple links differing from said first and second multiple links.

18. The method of claim 17 wherein said standby configuration information is issued by said standby central arbiter to said optical switching fabric through fourth multiple links differing from said first, second, and third multiple links.

19. The method of claim 18 wherein said standby configuration information is issued by a standby central arbiter ASIC in said standby central arbiter to an optical switch ASIC in said optical switching fabric.

20. The method of claim 19 wherein the issuing of said keep-alive requests and the receiving of said keep-alive grants by said ingress ASICs is performed cyclically.

09760027 011201

21. The method of claim 20 further comprising:

encoding grants, requests, keep-alive grants, keep-alive requests, optical switch configuration information, standby configuration information, and active/standby status communication messages with error detection codes;

5 sending said grants, requests, keep-alive grants, keep-alive requests, optical switch configuration information, standby configuration information, and arbiter active/standby status bit messages with error detection codes to destinations through multiple links selected from the group consisting of said first, second, third, and fourth multiple links;

10 within each chunk period at said destinations receiving said messages and decoding said error detection codes to determine a healthy/weak state of said multiple links; and

within each chunk period intercomparing said determinations among a plurality of said destinations to decide whether to interchange the active/standby status of said central arbiters.

22. The method of claim 21 wherein said error detection codes comprise a cyclical redundancy check (CRC).

23. The method of claim 21 wherein said destinations comprise said ingress ASICs, said active arbiter ASIC, said standby arbiter ASIC, and said optical switch ASICs.

24. The method of claim 23 wherein:

if said destination decodes as error-free a message received through a said multiple link, then said multiple link is determined to be healthy, and said destination decodes an arbiter active/standby status bit received through said healthy link; otherwise

5 said destination determines said multiple link to be weak, and said destination does not decode an arbiter active/standby status bit received through said weak link.

25. The method of claim 24 further comprising:

if at said ingress ASIC, said first and said third multiple links are both determined to have the same healthy link state and report the same active/standby arbiter status; and

at said optical switch ASIC, said second and said fourth multiple links are both
5 determined to have the same healthy link state and report the same active/standby arbiter status; then

said ingress ASIC and said optical switch ASIC intercompare said determinations and decide not to interchange said active/standby arbiter status; otherwise

if at said ingress ASIC only one of said first and said third multiple links is
10 determined to have both a healthy link state and active reported arbiter status, and at said optical switch ASIC only one of said second and fourth multiple links is determined to have both a healthy link state and active reported arbiter status, then said ingress ASIC and said optical switch ASIC intercompare said determinations and recognize as active the link reporting active arbiter status; otherwise

if at said ingress ASIC only one of said first and said third multiple links is
15 determined to have both a healthy link state and standby reported arbiter status, and at said optical switch ASIC only one of said second and fourth multiple links is determined to have both a healthy link state and standby reported arbiter status, then said ingress ASIC and said optical switch ASIC intercompare said determinations, recognize as active the link not
20 reporting standby arbiter status, and request said control processor (CP) to initiate an interchange of active/standby arbiter status.

26. The method of claim 25 wherein said interchanging said active and standby status of said respective active and standby central arbiters comprises:

setting by said CP the active/standby status bit of said active central arbiter from active to standby status;

5 setting by said CP the active/standby status bit of said standby central arbiter from standby to active status;

communicating said setting of each of said active/standby bits by each of said respective central arbiters simultaneously to said ingress ASICs and said optical switch ASICs;

10 in response to said communicating, resetting by said ingress ASICs of internal outstanding request queues of said ingress ASICs and of request queues in said active and standby central arbiters, until the respective queues of both said ingress ASIC and said active and standby central arbiters are emptied of all outstanding requests, such that said ingress ASICs and said arbiters are synchronized in an empty state; and

15 after said queues are emptied of all outstanding requests, then reissuing by said ingress ASICs of all previously outstanding requests to said new active central arbiter, such that no traffic in said router system is dropped, and proceeds with normal operation.

27. The method of claim 26, wherein said interchanging is initiated by said CP following an occurrence selected from the group consisting of failure to receive a grant within a specified period after issuing a corresponding request, failure at a destination to receive an error-free message through any one of said first, second, third, and fourth multiple links, and
5 scheduling of maintenance involving one of said central arbiters.

28. A communication network router incorporating a system for central arbitration protection, said system comprising:

redundant interchangeable central arbiters including an active central arbiter and a standby central arbiter;

5 a plurality of control processors including a master control processor and distributed control processors, said control processors being interconnected with one another and with said redundant central arbiters through a control network;

a plurality of ingress ASICs interconnected through first multiple links with said active central arbiter and through third multiple links with said standby central arbiter;

10 an optical switching fabric containing an optical switch ASIC interconnected through second multiple links with said active central arbiter and through fourth multiple links with said standby central arbiter;

15 said standby central arbiter configured to receive keep-alive requests and send keep-alive grants cyclically through said third multiple links, and to send standby configuration information through said fourth multiple links in response to said keep-alive requests;

20 said redundant central arbiters being configured to interchange in response to a switch over decision from said plurality of control processors, such that said standby central arbiter becomes a new active central arbiter and said active central arbiter becomes a new standby central arbiter, such that said ingress ASICs reset request queues within said ingress ASICs and within said redundant central arbiters, and such that the active and standby status of respective redundant central arbiters is communicated through said first through said fourth multiple links; and

25 said ingress ASICs and said optical switch ASICs being configured to cooperatively determine a healthy/weak state of each of respective first through fourth multiple links and said active and standby status of said respective redundant central arbiters.